{"batchcomplete":"","continue":{"lecontinue":"20211103035251|60","continue":"-||"},"query":{"logevents":[{"logid":70,"ns":0,"title":"6510 - STA - 0x99 - Absolute,Y","pageid":55,"logpage":55,"params":{},"type":"create","action":"create","user":"Legg","timestamp":"2023-10-07T22:57:15Z","comment":"Created page with \"==Synopsis== Stores value of A into the location of BASE+Y.  ==Assembly Demo== <syntaxhighlight lang=\"nasm\">  ; Subroutine BlankScreen() ; write ' ' to the memory from $0428 t...\""},{"logid":69,"ns":0,"title":"Commodore 64 6510 CPU Explained","pageid":54,"logpage":54,"params":{},"type":"create","action":"create","user":"Legg","timestamp":"2023-10-07T22:43:24Z","comment":"Created page with \"==Opcodes== [[6510 - STA - 0x99 - Absolute,Y]]\""},{"logid":68,"ns":0,"title":"Commodore Projects","pageid":53,"logpage":53,"params":{},"type":"create","action":"create","user":"Legg","timestamp":"2023-10-06T20:26:55Z","comment":"Created page with \"[[Commodore 64 6510 CPU Explained]]\""},{"logid":67,"ns":0,"title":"NAND Gate (Verilog)","pageid":52,"logpage":52,"params":{},"type":"create","action":"create","user":"Legg","timestamp":"2023-09-12T18:51:27Z","comment":"Created page with \"==Synopsis==  All logic gates can be simplified to a NAND Gate.  This is a demonstration of a NAND Gate in Verilog  ==Notes== I am not an expert, but I discourage using truth...\""},{"logid":66,"ns":6,"title":"File:GTKWave NAND.png","pageid":51,"logpage":51,"params":{},"type":"create","action":"create","user":"Legg","timestamp":"2023-09-12T18:51:18Z","comment":""},{"logid":65,"ns":6,"title":"File:GTKWave NAND.png","pageid":51,"logpage":51,"params":{"img_sha1":"teqzmo8fxniuvou9q1vpxuwkbgf239x","img_timestamp":"2023-09-12T18:51:18Z"},"type":"upload","action":"upload","user":"Legg","timestamp":"2023-09-12T18:51:18Z","comment":""},{"logid":64,"ns":6,"title":"File:GTKWave NOR.png","pageid":50,"logpage":50,"params":{},"type":"create","action":"create","user":"Legg","timestamp":"2023-09-12T18:36:08Z","comment":""},{"logid":63,"ns":6,"title":"File:GTKWave NOR.png","pageid":50,"logpage":50,"params":{"img_sha1":"bswb0eznhj40jouy6ueav1vjf7nbg6c","img_timestamp":"2023-09-12T18:36:08Z"},"type":"upload","action":"upload","user":"Legg","timestamp":"2023-09-12T18:36:08Z","comment":""},{"logid":62,"ns":0,"title":"NOR Gate (Verilog)","pageid":49,"logpage":49,"params":{},"type":"create","action":"create","user":"Legg","timestamp":"2023-09-12T18:10:08Z","comment":"Created page with \"==Synopsis==  All logic gates can be simplified to a NOR Gate.  This is a demonstration of a NOR Gate in Verilog  ==Notes==   ==Compilation== <syntaxhighlight lang=\"bash\"> ive...\""},{"logid":61,"ns":0,"title":"Sandbox","pageid":48,"logpage":48,"params":{},"type":"create","action":"create","user":"Legg","timestamp":"2022-03-18T22:11:30Z","comment":"Created page with \"=Title 1= ==Title1.1== ===Title1.1.1===\""}]}}